Abstract-This paper demonstrates the Direct Torque Control Permanent Magnet Synchronous Motor (DTC-PMSM) drive fed by asymmetrical multilevel inverter. The cascaded Hbridges topology with ratio-3 dc voltage sourced cells inverter has been employed. The DTC controller receives a reference torque and flux signals, the torque controller output determines the position of the desired flux vector. The amplitude of this vector is determined by the reference flux amplitude. The reference voltage vector is calculated as a continuous value using a technique developed originally for the SVM controlled drive. In this study, however, the reference voltage vector has been approximated to the nearest voltage vector achievable by one switching state of the multilevel inverter. The performance of two-and three-cells per arm inverter drives has been compared to that of the SVM-inverter drive at two values of the switching intervals. The results reflect the low switching frequency and torque ripple advantages of the proposed scheme.
INTRODUCTION
The direct torque control (DTC) concept has been originally developed for induction motor drives and it has been well accepted by manufacturers and attracted researchers' attention [1] . It is known that the high torque ripple problem associated with the basic DTC scheme can be eased by effectively increasing the inverter's output resolution. Many developments have been introduced to achieve this such as zero state modulation [2] , space vector modulation (SVM) [3] and the use multilevel inverter [4] . In general these modified schemes provide the desired torque smoothing and the price is added switching losses or power circuit complexity.
The DTC technique has been extended to the permanent magnet synchronous motor (PMSM) drives [5, 6] . The advantages of the DTC-PMSM drive compared to other PMSM drives are eliminating the current control and axis transformation besides the capability to operate without position sensor [7] . The torque ripple problem associated with the hysteresis comparators and switching table controller has been treated by introducing the PI controller and the SVM inverter [8, 9] . The SVM-DTC drive combines the basic DTC advantages with the torque and flux ripples reduction provided by the SVM technique, but it requires more powerful processor and operate at higher switching frequency.
The application of modified converter circuits has been considered recently in the PMSM-DTC drives to obtain improved characteristics. The three-level inverter has been used with four-level flux and torque hysteresis controllers and consequently modified switching table [10] . The comparison with the basic two-level system has shown the 978-1-4244-1872-5/08/$25.00 ©20081EEE harmonic and switching frequency reduction advantages. Another study replaced the rectifier-inverter supply by a matrix converter [11] . The matrix converter based DTC-PMSM drive has been operated in two modes; Basic DTC scheme and SVM-DTC. It has been shown that the matrix converter can maintain unity power at the supply side.
Among the multilevel inverter topologies, the cascaded Hbridge inverter has the advantages of modular structure and simple design. This topology is well suited for asymmetrical multilevel inverter implementation achieved by supplying the cascaded cells by different values of dc voltages and results increased number of levels for a given inverter circuit [12] . The maximum number of levels can be achieved by an inverter with"c" H-bridge cells per arm is 3 c and this occurs when the dc supplies voltages of the cascaded cells are related by ratio 3, i.e. V s , 3V s , 9V s , .. etc. [13] In this paper, ratio -three sourced asymmetrical multilevel inverter is considered for the PMSM-DTC drive. Due to the large number of voltage vectors obtainable, it is not practical to consider the extension of the switching table based-DTC. Therefore the control concept is extracted from the SVM-DTC drive presented in [8] and [9] . This paper compares the performance of two-and three-cells inverter to that of the SVM-inverter fed drives. Up to our knowledge, this is the first report of the application of the ratio-three based multilevel inverter in a DTC drive.
Section II describes the asymmetrical multilevel inverter. Section III presents the continuous voltage reference DTC strategy and the related equations. In section IV the Multilevel inverter PMSM-DTC model is presented. Simulation results are presented in section V.
II. RATIO-THREE BASED SOURCED CASCADED H-BRIDGES MOLTILEVEL INVERTER

A. Circuit Topology, Switching States and Voltage Vectors
A three-cell per arm cascaded H-bridge inverter is shown in Fig. 1a . As seen the three cells of each arm are fed by dc voltages of Vs, 3Vs and 9Vs respectively. Each cell can be controlled to produce zero, the positive, or negative of its input. Therefore the arm voltage has a maximum of 13Vs, i.e. the sum of the three dc voltages, and a minimum of -I3Vs and 27 levels as seen in Fig lb. The inverter seen in Fig 1 is three-cell or 27-steps inverter it can produce 2107 voltage vectors, where the c-cells per arm inverter has 3 c levels and the I-level three-phase inverter has v of distinct voltage vectors given in (1).
(1)
B. Voltage Vector Control
While the advantage of the based-3 ratio sourcing is to maximize the number of levels for a given number of cascaded cells, PWM-control is not suitable with this condition. The reason is that certain state transitions between adjacent voltage levels involve the high voltage cell switching results in high switching frequecny of these cells [14] . Therefore, voltage vector control of this inverter has been redefined as operating the inverter in the state that produces the voltage vector nearest to the reference vector rather than constructing the reference vector by adjusting the duty ratio of three inverter vectors.
The best one state vector approximation of a given reference voltage vector (~*=Vd +jV~) can be realized by Va first analysing the reference vector to its reference phase voltage components:
Then approximating the normalized phase reference voltages to the nearest integers, results the inverter switching state:
Where n is the load neutral point, not shown in the figures. The output voltage vector corresponding to an inverter state is give by:
The load line-to-line voltages and the balanced load phase voltages expressions are given in (4) and (5) 
DTC-PMSM DRIVE WITH CONTINUOUS REFERENCE VOLTAGE
where round represents the rounding towards the nearest interger. The phase switching state (Xa,b,c) is converted to the corresponding phase cascaded cells desired gains (XcI, X c2 and X c3 ) using a look up table as shown in Fig. 2 for the three-cell inverter.
where Vd,q and id,q are the motor voltage and current components, related to the actual quantities by the inverse transformation of equation (7), R s , L d and L q are the stator circuit resistance and direct and quadrature inductances, OJ is the electrical synchronous speed and flJj is the rotor flux.And the motor torque expression is given by
where Pp is the number of pole pairs and B is the angle between the stator and rotor flux vectors referred to as the torque angle. The motor torque is proportional to sin Band can be controlled by changing this angle
A. The motor equations
The stator side equations of the PMSM motor in the rotor reference frame are: 
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The controller determine the stator flux that is required to be build up during the next switching state as shown in Fig.  3 , where
Where <Ps, <Ps* and~<Ps* are the estimated, next reference, and desired change of the stator flux respectively.
The stationary dq-model stator side voltage equation is given by IV.
DRIVE MODEL DESCRIPTION
The drive controller is constructed based on (9) -(14) and the multilevel inverter as shown in Fig. 4 . The parameters of the PMSM are given in Table I . The DTC converter is operated at a sampling time of 100 and 50Jlsec and the PI torque controller gain is set to K p =1250 and K i =0.9xl0 6 
B. Reference voltage calculation
The DTC controller used has PI torque controller its output signal~8* represents the desirable change in the torque angle over the next switching signal. The new reference stator flux has an angle equals to the current angle of the stator flux plus~8*. The flux amplitude is taken as a constant this amplitude must abide to the stability condition derived in [5] and given by:
Therefore the next reference stator voltage vector is defined as:
where T s is the switching interval. This voltage vector is realized using the method described in section II.B
V;Ck)* =r;Ck -l)R s +L1qJs·
T s (14) V.
SIMULATION RESULTS AND DISCUSSION
With the model parameters described in section IV, the DTC -PMSM drive has been simulated from starting over 0.4 sec. During the switching interval, T s , the multilevel inverter holds the state corresponding to the voltage vector nearest to the reference voltage vector. On the other hand, the SVM drive produces the reference voltage vector by adjusting the duty ratios of two nonzero adjacent inverter states and the zero states during this interval. 
A. Torque ripple
The simulation results are plotted in Fig. 5 and Fig. 6 for switching intervals of 100 and 50Jlsec respectively. It can be seen from Fig. 5 that the 3-cell multilevel inverter drive has a peak-to-peak torque ripple of about 20% of that of the SVM drive. At this sampling time, the 2-cell per arm inverter, or the nine-level inverter has a torque ripple slightly less than that of the SVM inverter. At switching interval of 50Jlsec the SVM drive inverter ripple decreases considerably, however, the torque ripple of the multilevel inverter drives is almost not affected as seen in Fig. 6 . The unaffected torque level with the time interval variation is due to the fact that this limit is set by the inverter resolution. By comparing the torque levels at the two switching intervals, it seems that we can define an optimum sampling time as the longest sampling time beyond which the torque ripple reduction is negligible.
It has to be indicated here that the SVM voltage controller operates at switching time equals to 1% of T s This implies that the SVM drive requires much faster processor and faster switching devices than the proposed multilevel scheme. However, the proposed multilevel inverter operation cannot be further improved by PWM technique, due to the fact that the high voltage cells will be subjected to high frequency operation which eliminates the hybrid structure advantage. SVM inwrter 2-cell ML inwrter 3-cell inwrter 
B. . Switching losses
As an indication of the switching losses, the sum of switching pulses for the three switching signals has been plotted over the simulation period. Also the multilevel inverter pulses has been counted for the individual H-bridge legs. The results are given in Fig 7 and Fig. 8 for 1OO~sec and 50~sec switching intervals respectively. It can be seen that the SVM inverter switch operates at an average switching frequency close t05kHz when the sampling time is 1OO~sec and to 10kHz with sampling time of 50~sec. This rate consists with the basic SVM concept where the switching period is twice the sampling time. The multilevel inverter switching frequency for the lowest voltage switch is only about a quarter of this value and for the higher voltage cell is less by few orders. The total number of switching pulses obtained by adding the pulses for the cascaded cells is also shown. The total number of switching pulses forms about one third of the number of the SVM inverter for the three-cell inverter and about one quarter for the 2-cell inverter. This implies a considerable saving in the switching losses.
Another related advantage of the multilevel inverter that should be mentioned is related to the switching pattern. Whereas, the switching frequency (1/100 or 1/50~sec) represents the maximum switching frequency for the multilevel inverter switching devices, it forms twice the averages frequency for the SVM inverter. The difference is that the average switching frequency gives indication about the switching losses, but the maximum switching frequency is required to determine the switching device speed. If the SVM criteria of 100 steps per switching interval is followed, it implies that the switching device is subject to operate at a switching speed of 2~sec or 1~sec for the two tested switching intervals. In other words the required switching frequency rating of the fastest (low voltage's cell) multilevel inverter switching device is 50 times less than that of the SVM controlled inverter. VI.
CONCLUSION
The cascaded H-bridge cells asymmetrical multilevel inverter has been proposed to supply the PMSM-DTC drive. Two and three cells per arm inverters have been considered. The DTC control strategy is similar to the one used for the SVM DTC-PMSM drive. This strategy produces a continuous reference voltage vector. The inverter controller approximates this reference vector to the nearest vector that can be produced by one inverter switching state, and the inverter holds this state during the following switching interval.
The proposed drive system has been modeled and, for the purpose of performance evaluation, it has been compared with the SVM drive of the same switching interval. The results obtained demonstrate that the 2-cell drive has a torque ripple level comparable to that of the SVM drive, and the 3-cell drive has a torque ripple level much lower than the SVM drive at switching interval of 1OO~sec. However, the results show that the SVM torque ripple reduces by decreasing the switching time interval while the torque ripple of the multilevel inverter, with the proposed controller, has a minimum ripple level after which increasing the controller frequency does not reduce it. By comparing the number of switching pulses per arm it has been shown that the multilevel drive has much lower switching losses compared to the SVM drive.
Besides the advantages of the torque ripple and the switching losses reduction, the proposed drive inherits the features of the asymmetrical multilevel inverter drive, such as low voltage stress and the highest power stage operates at the lowest switching frequency.
The drive has two main drawbacks; first the higher number of switching devices and second the requirement for a number of dc power supplies equal to the number of Hbridge cells applied. However it sensible to suggest the system for battery powered drives or for high power or high voltage drives Other aspects may be further investigated, issues like: modifying the inverter topology to accommodate SVM technique to reduce the ripple and developing a dedicated DTC concepts for this type of inverters.
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